( en | de | ru )

 

Disambiguation of "Ecco, Leonardo"

Author of the publication

copydeleteadd this publication to your clipboard
A Novel DRAM-Based Process-in-Memory Architecture and its Implementation for CNNs.

, , , , , , , and . ASP-DAC, page 35-42. ACM, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Leonardo Estupiñán

Leonardo Finocchi

Leonardo Ebeling

Leonardo Dude

Leonardo Bianchi

 

Other publications of authors with the same name

Enhancing the Utilization of Dot-Product Engines in Deep Learning Accelerators., , and . IPDPS Workshops, page 840-843. IEEE, (2020)An End-to-End HW/SW Co-Design Methodology to Design Efficient Deep Neural Network Systems using Virtual Models., , , , , , , and . INTESA, page 18-22. ACM, (2019)Minimizing DRAM Rank Switching Overhead for Improved Timing Bounds and Performance., , and . ECRTS, page 3-13. IEEE Computer Society, (2016)Architecting high-speed command schedulers for open-row real-time SDRAM controllers., and . DATE, page 626-629. IEEE, (2017)Improved DRAM Timing Bounds for Real-Time DRAM Controllers with Read/Write Bundling., and . RTSS, page 53-64. IEEE Computer Society, (2015)Adaptive load distribution in mixed-critical Networks-on-Chip., , , and . ASP-DAC, page 732-737. IEEE, (2017)A Novel DRAM-Based Process-in-Memory Architecture and its Implementation for CNNs., , , , , , , and . ASP-DAC, page 35-42. ACM, (2021)Architecture and Performance Analysis of a Multi-Generation SDRAM Controller for Mixed Criticality Systems (Architektur- und Leistungsanalyse eines Mehgenerationen-SDRAM-Controllers für gemischte Kritikalitätssysteme). Braunschweig University of Technology, Germany, (2018)base-search.net (ftunivbraunschw:oai:https://leopard.tu-braunschweig.de/:dbbs_mods_00066059).SPARC16: A New Compression Approach for the SPARC Architecture., , , , , and . SBAC-PAD, page 169-176. IEEE Computer Society, (2009)