Author of the publication

Enhancing the Utilization of Dot-Product Engines in Deep Learning Accelerators.

, , and . IPDPS Workshops, page 840-843. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Increasing Throughput of In-Memory DNN Accelerators by Flexible Layerwise DNN Approximation., , , , and . IEEE Micro, 42 (6): 17-24 (2022)A Novel DRAM-Based Process-in-Memory Architecture and its Implementation for CNNs., , , , , , , and . ASP-DAC, page 35-42. ACM, (2021)Adaptable Approximation Based on Bit Decomposition for Deep Neural Network Accelerators., , , and . AICAS, page 1-4. IEEE, (2021)Fast validation of DRAM protocols with timed petri nets., , , , , and . MEMSYS, page 133-147. ACM, (2019)Ultra-low power approximate processing-in-memory acceleration for deep neural networks = Approximative Prozessierung viellagiger neuronaler Netze in Speichermatrizen für Systeme mit ultra-geringer Leistungsaufnahme.. Kaiserslautern University of Technology, Germany, (2022)Torwards Variability Immune Scalable FeFET-based Macros for IMC DNN Accelerators., , , , , , , , and . ICECS, page 1-4. IEEE, (2023)Efficient Hardware Approximation for Bit-Decomposition Based Deep Neural Network Accelerators., , , , and . SOCC, page 1-6. IEEE, (2022)Enhancing the Utilization of Dot-Product Engines in Deep Learning Accelerators., , and . IPDPS Workshops, page 840-843. IEEE, (2020)SimPyler: A Compiler-Based Simulation Framework for Machine Learning Accelerators., , , and . ASAP, page 213-220. IEEE, (2023)A Ferroelectric FET Based In-memory Architecture for Multi-Precision Neural Networks., , , , , , and . SoCC, page 96-101. IEEE, (2020)