( en | de | ru )

 

Disambiguation of "Sudarshan, Chirag"

Author of the publication

copydeleteadd this publication to your clipboard
A Novel DRAM-Based Process-in-Memory Architecture and its Implementation for CNNs.

, , , , , , , and . ASP-DAC, page 35-42. ACM, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sudarshan Tiwari

Sudarshan Bahukudumbi

Sudarshan Malla

Sudarshan Baruah

Chirag Ashokkumar Jhala

 

Other publications of authors with the same name

ZuSE KI-AVF, , , , , , , , , and 18 other author(s). (2023)A Low Power In-DRAM Architecture for Quantized CNNs using Fast Winograd Convolutions., , , , and . MEMSYS, page 158-168. ACM, (2020)Non-idealities and Design Solutions for Analog Memristor-Based Content-Addressable Memories., , , and . NANOARCH, page 17:1-17:6. ACM, (2023)Driving into the memory wall: the role of memory for advanced driver assistance systems and autonomous driving., , , , , and . MEMSYS, page 377-386. ACM, (2018)ZuSE Ki-Avf: Application-Specific AI Processor for Intelligent Sensor Signal Processing in Autonomous Driving, , , , , , , , , and 18 other author(s). 2023 Design, Automation & Test in Europe Conference & Exhibition (DATE), page 1-6. (April 2023)Multi-Valued Physical Unclonable Functions based on Dynamic Random Access Memory., , , , , and . MEMSYS, page 126-136. ACM, (2020)An analysis on retention error behavior and power consumption of recent DDR4 DRAMs., , , , , , and . DATE, page 293-296. IEEE, (2018)A Critical Assessment of DRAM-PIM Architectures - Trends, Challenges and Solutions., , , , and . SAMOS, volume 13511 of Lecture Notes in Computer Science, page 362-379. Springer, (2022)Efficient Generation of Application Specific Memory Controllers., , , , , , , , and . MEMSYS, page 233-247. ACM, (2020)Optimization of DRAM based PIM Architecture for Energy-Efficient Deep Neural Network Training., , , and . ISCAS, page 1472-1476. IEEE, (2022)