( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Design Optimization of a High-Speed, Area-Efficient and Low-Power Montgomery Modular Multiplier for RSA Algorithm.

, , , и . IEICE Trans. Electron., 88-C (4): 576-581 (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Naoya Koseki

 

Другие публикации лиц с тем же именем

Fast Implementation of Public-Key Cryptography ona DSP TMS320C6201., , , , и . CHES, том 1717 из Lecture Notes in Computer Science, стр. 61-72. Springer, (1999)Design Optimization of a High-Speed, Area-Efficient and Low-Power Montgomery Modular Multiplier for RSA Algorithm., , , и . IEICE Trans. Electron., 88-C (4): 576-581 (2005)Side-channel attack on COSO-based TRNG to estimate output bits., , и . CANDARW, стр. 302-308. IEEE, (2022)The Block Cipher SC2000., , , , , , , и . FSE, том 2355 из Lecture Notes in Computer Science, стр. 312-327. Springer, (2001)Security Evaluation of Bistable Ring PUFs on FPGAs using Differential and Linear Analysis., , , и . FedCSIS, том 2 из Annals of Computer Science and Information Systems, стр. 911-918. (2014)A Technique Using PUFs for Protecting Circuit Layout Designs against Reverse Engineering., , , и . IWSEC, том 8639 из Lecture Notes in Computer Science, стр. 158-173. Springer, (2014)A Spoofing Attack against a Cancelable Biometric Authentication Scheme., , , и . AINA, стр. 234-239. IEEE Computer Society, (2014)Implementation and Evaluation of Ring Oscillator-based True Random Number Generator., , , и . Int. J. Netw. Comput., 12 (2): 372-386 (2022)Evaluation of ASIC Implementation of Physical Random Number Generators Using RS Latches., , , , и . CARDIS, том 8419 из Lecture Notes in Computer Science, стр. 3-15. Springer, (2013)Evaluation of Latch-based Physical Random Number Generator Implementation on 40 nm ASICs., , и . TrustED@CCS, стр. 23-30. ACM, (2016)