( en | de | ru )

 

Disambiguation of "Marukame, Takao"

Author of the publication

copydeleteadd this publication to your clipboard
Physically unclonable function using initial waveform of ring oscillators on 65 nm CMOS technology.

, , , , , , , and . CoRR, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Takao Tsuboi

Takao Ito

Mario Takao Inoue

 

Other publications of authors with the same name

Dynamic Firing on Static Analog/Digital Neuron Circuits with Resistive Synapses for Time-Series Neural Network., , , , , , , , and . ISCAS, page 1-5. IEEE, (2020)Physically unclonable function using initial waveform of ring oscillators on 65 nm CMOS technology., , , , , , , and . CoRR, (2017)Live Demonstration: A prototype of Analog/Digital-mixed Neural Networks for reconfigurable learning., , , , , and . ISCAS, page 1-. IEEE, (2018)Live Demonstration: Low-Power Static Neural Network Circuits for Long-Term Change Detection., , , , , , and . ISCAS, page 1. IEEE, (2019)Nonlinear Operation of Static-Binary Neuron Circuits and Dynamic Memristive Devices for STDP Learning., , , , , , , , and . ISCAS, page 1-5. IEEE, (2019)Bit-flipping LDPC under noise conditions and its application to physically unclonable functions., and . ISCAS, page 1114-1117. IEEE, (2016)Proposal, analysis and demonstration of Analog/Digital-mixed Neural Networks based on memristive device arrays., , , , and . ISCAS, page 1-5. IEEE, (2018)Live demonstration: Feature extraction system using restricted Boltzmann machines on FPGA., , , , and . ISCAS, page 1. IEEE, (2017)Memory-error tolerance of scalable and highly parallel architecture for restricted Boltzmann machines in Deep Belief Network., , , , and . ISCAS, page 357-360. IEEE, (2016)Four-State Magnetic Random Access Memory and Ternary Content Addressable Memory Using CoFe-Based Magnetic Tunnel Junctions., , , and . ISMVL, page 49. IEEE Computer Society, (2007)