( en | de | ru )

 

Disambiguation of "Dreslinski, Ronald G."

Author of the publication

copydeleteadd this publication to your clipboard
Centip3De: a many-core prototype exploring 3D integration and near-threshold computing.

, , , , , , , , , , , , , , and . Commun. ACM, 56 (11): 97-104 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Giuseppe G G Manzardo

Ronald Keipert

Acmella ciliata (H.B.K.) Cassini: phytochemische und enzymatische Untersuchungen, galenische Präformulierungen. FU Berlin, (2009)

G Vijayshankar

G Wahl

G Bol

 

Other publications of authors with the same name

Centip3De: A 3930DMIPS/W configurable near-threshold 3D stacked system with 64 ARM Cortex-M3 cores., , , , , , , , , and 5 other author(s). ISSCC, page 190-192. IEEE, (2012)FALCON: An FPGA Emulation Platform for Domain-Specific SoCs (DSSoCs)., , , , , , , , , and 5 other author(s). IEEE Des. Test, 41 (1): 70-80 (February 2024)An Ultra-Low-Power Image Signal Processor for Hierarchical Image Recognition With Deep Neural Networks., , , , , , , , , and 6 other author(s). IEEE J. Solid State Circuits, 56 (4): 1071-1081 (2021)Squaring the circle: Executing Sparse Matrix Computations on FlexTPU - A TPU-Like Processor., , , , , , and . PACT, page 148-159. ACM, (2022)Mint: An Accelerator For Mining Temporal Motifs., , , , , , , , , and 1 other author(s). MICRO, page 1270-1287. IEEE, (2022)A 507 GMACs/J 256-Core Domain Adaptive Systolic-Array-Processor for Wireless Communication and Linear-Algebra Kernels in 12nm FINFET., , , , , , , , , and 2 other author(s). VLSI Technology and Circuits, page 202-203. IEEE, (2022)A Deep Dive Into Understanding The Random Walk-Based Temporal Graph Learning., , , , , , , , and . IISWC, page 87-100. IEEE, (2021)Accelerating Deep Neural Network Computation on a Low Power Reconfigurable Architecture., , , , , , , and . ISCAS, page 1-5. IEEE, (2020)Enabling Software-Defined RF Convergence with a Novel Coarse-Scale Heterogeneous Processor., , , , , , , , , and 33 other author(s). ISCAS, page 443-447. IEEE, (2022)Evaluating private vs. shared last-level caches for energy efficiency in asymmetric multi-cores., , and . ICSAMOS, page 191-198. IEEE, (2014)