Author of the publication

A Task-Centric Memory Model for Scalable Accelerator Architectures.

, , , , and . PACT, page 77-87. IEEE Computer Society, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Task-Centric Memory Model for Scalable Accelerator Architectures., , , , and . IEEE Micro, 30 (1): 29-39 (2010)Fetch-Criticality Reduction through Control Independence., , , and . ISCA, page 13-24. IEEE Computer Society, (2008)Emµcode: Masking hard faults in complex functional units., , and . DSN, page 458-467. IEEE Computer Society, (2009)LoGPC: Modeling Network Contention in Message-Passing Programs., and . IEEE Trans. Parallel Distributed Syst., 12 (4): 404-415 (2001)SUDS: automatic parallelization for raw processors.. Massachusetts Institute of Technology, Cambridge, MA, USA, (2003)ndltd.org (oai:dspace.mit.edu:1721.1/17591).A Hybrid Shared Memory/Message Passing Parallel Machine., and . ICPP (1), page 232-236. CRC Press, (1993)SPARTAN: A software tool for Parallelization Bottleneck Analysis., and . IWMSE@ICSE, page 56-63. IEEE Computer Society, (2009)A Task-Centric Memory Model for Scalable Accelerator Architectures., , , , and . PACT, page 77-87. IEEE Computer Society, (2009)FlexCache: A Framework for Flexible Compiler Generated Data Caching., , and . Intelligent Memory Systems, volume 2107 of Lecture Notes in Computer Science, page 135-146. Springer, (2000)Implications of I/O for Gang Scheduled Workloads., , , , and . JSSPP, volume 1291 of Lecture Notes in Computer Science, page 215-237. Springer, (1997)