Author of the publication

A U-Band PLL Using Implicit Distributed Resonators for Sub-THz Wireless Transceivers in 40 nm CMOS.

, , , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 67-II (9): 1574-1578 (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

International Solid-State Circuits Conference 2019 aims at "envisioning the future"., and . Sci. China Inf. Sci., 62 (6): 67401:1-67401:2 (2019)A 122-168GHz Radar/Communication Fusion-Mode Transceiver with 30GHz Chirp Bandwidth, 13dBm Psat, and 8.3dBm OP1dB in 28nm CMOS., , , , , , , , , and 3 other author(s). VLSI Circuits, page 1-2. IEEE, (2021)A Compact E-Band Load-Modulation Balanced Power Amplifier Using Coupled Transmission-Line Output Network Achieving 22.1-dBm Psat and 34.9%/12.2% Efficiency at Psat/6-dB PBO., , , , and . A-SSCC, page 1-3. IEEE, (2023)An 11.4-to-16.4GHz FMCW Digital PLL with Cycle-slipping Compensation and Back-tracking DPD Achieving 0.034% RMS Frequency Error under 3.4-GHz Chirp Bandwidth and 960-MHz/μs Chirp Slope., , , , , , , , and . VLSI Technology and Circuits, page 1-2. IEEE, (2023)An 8.2-to-21.5 GHz Dual-Core Quad-Mode Orthogonal-Coupled VCO with Concurrently Dual-Output using Parallel 8-Shaped Resonator., , , , , , and . CICC, page 1-2. IEEE, (2021)An Enhanced Class-F Dual-Core VCO With Common-Mode-Noise Self-Cancellation and Isolation Technique., , , , , , , and . IEEE J. Solid State Circuits, 59 (8): 2441-2454 (August 2024)A 4-Element 4-Beam Ka-Band Phased-Array Receiver Using Mesh Topology in 65 nm CMOS., , , , , , , and . A-SSCC, page 1-3. IEEE, (2023)A Transient Enhancement Digital LDO with Adaptive Ripple Cancelation Based on Optimal Compensation Period Approximation., , , , and . A-SSCC, page 1-3. IEEE, (2023)A Fully Integrated Bit-to-Bit 24/48Gb/s QPSK/16-QAM D-Band Transceiver with Mixed-Signal Baseband in 28nm CMOS Technology., , , , , , , , , and . A-SSCC, page 1-3. IEEE, (2023)A 60-GHz wireless transceiver with dual-mode power amplifier for IEEE 802.11ad in 65nm CMOS., , , , and . ASICON, page 1-4. IEEE, (2015)