Author of the publication

An efficient test relaxation technique for combinational circuits based on critical path tracing.

, and . ICECS, page 461-465. IEEE, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An efficient test vector compression technique based on block merging.. ISCAS, IEEE, (2006)A new collaborative scheme of test vector compression based on equal-run-length coding (ERLC)., and . CSCWD, page 21-25. IEEE, (2009)An efficient test relaxation technique for combinational circuits based on critical path tracing., and . ICECS, page 461-465. IEEE, (2002)Delay-fault testability preservation of the concurrent decomposition and factorization transformations., and . VTS, page 15-21. IEEE Computer Society, (1994)Using input/output queues to increase LDPC decoder performance., , and . AICCSA, page 304-308. IEEE Computer Society, (2008)New Technique for Improving Performance of LDPC Codes in the Presence of Trapping Sets., , and . EURASIP J. Wirel. Commun. Netw., (2008)Recent advances in logic synthesis with testability., , and . VTS, page 254-256. IEEE Computer Society, (1992)Optimization of FPGA-based CNN Accelerators Using Metaheuristics., , , and . CoRR, (2022)An Efficient Test Relaxation Technique for Combinational & Full-Scan Sequential Circuits., and . VTS, page 53-59. IEEE Computer Society, (2002)A Geometric-Primitives-Based Compression Scheme for Testing Systems-on-a-Chip., , and . VTS, page 54-61. IEEE Computer Society, (2001)