( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Performance, metastability and soft-error robustness tradeoffs for flip-flops in 40nm CMOS.

, , , , , , и . CICC, стр. 1-4. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Wen-Jie Dai

Zhou Jie

Yucheng Jie

Jie Huang

Jie Liu

 

Другие публикации лиц с тем же именем

Correlation of Heavy-Ion and Laser Testing on a DC/DC PWM Controller., , , , , , , , и . J. Electron. Test., 29 (4): 609-616 (2013)Single-Event Transient Measurements on a DC/DC Pulse Width Modulator Using Heavy Ion, Proton, and Pulsed Laser., , , , , , , , и . J. Electron. Test., 30 (1): 149-154 (2014)A fully integrated 40pF output capacitor beat-frequency-quantizer-based digital LDO with built-in adaptive sampling and active voltage positioning., , , , и . ISSCC, стр. 308-310. IEEE, (2018)Alpha Particle Soft-Error Rates for D-FF Designs in 16-Nm and 7-Nm Bulk FinFET Technologies., , , , , , и . IRPS, стр. 1-5. IEEE, (2019)Placement of repair circuits for in-field FPGA repair., , , , , и . FPGA, стр. 115-124. ACM, (2013)Soft Error Characterization of D-FFs at the 5-nm Bulk FinFET Technology for the Terrestrial Environment., , , , , , , , , и 1 other автор(ы). IRPS, стр. 7. IEEE, (2022)Performance, metastability and soft-error robustness tradeoffs for flip-flops in 40nm CMOS., , , , , , и . CICC, стр. 1-4. IEEE, (2011)IZIP: In-place zero overhead interconnect protection via PIP redundancy., , , , и . ASICON, стр. 565-568. IEEE, (2017)Traffic Anomaly Detection Via Conditional Normalizing Flow., , , , и . ITSC, стр. 2563-2570. IEEE, (2022)Temperature Dependence of Single-Event Transient Pulse Widths for 7-nm Bulk FinFET Technology., , , , , , и . IRPS, стр. 1-5. IEEE, (2020)