( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
How Much Can Logic Perturbation Help from Netlist to Final Routing for FPGAs.

, , , и . DAC, стр. 922-927. IEEE, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Yu Liang

Liang Yu

Yu Wu

Pak-Liang Wu

Yu-Li Liang

 

Другие публикации лиц с тем же именем

ECO timing optimization with negotiation-based re-routing and logic re-structuring using spare cells., , , и . ASP-DAC, стр. 511-516. IEEE, (2012)Coupling reverse engineering and SAT to tackle NP-complete arithmetic circuitry verification in ∼O(# of gates)., , , и . ASP-DAC, стр. 139-146. IEEE, (2016)On applying erroneous clock gating conditions to further cut down power., , , и . ASP-DAC, стр. 509-514. IEEE, (2011)Combinatorial routing analysis and design of universal switch blocks., , и . ASP-DAC, стр. 641-644. ACM, (2001)Crossbar based design schemes for switch boxes and programmable interconnection networks., и . ASP-DAC, стр. 910-915. ACM Press, (2005)Orthogonal Greedy Coupling - A New Optimization Approach to 2-D FPGA Routing., и . DAC, стр. 568-573. ACM Press, (1995)Further Improve Excellent Graph-Based FPGA Technology Mapping by Rewiring., , и . ISCAS, стр. 1049-1052. IEEE, (2007)On Optimum Switch Box Designs for 2-D FPGAs., , , и . DAC, стр. 203-208. ACM, (2001)Reduction design for generic universal switch blocks., , , и . ACM Trans. Design Autom. Electr. Syst., 7 (4): 526-546 (2002)On Improved Least Flexibility First Heuristics Superior for Packing and Stock Cutting Problems., и . SAGA, том 3777 из Lecture Notes in Computer Science, стр. 70-81. Springer, (2005)