( en | de | ru )

 

Disambiguation of "Ahmad, Masab"

Author of the publication

copydeleteadd this publication to your clipboard
Accelerating relax-ordered task-parallel workloads using multi-level dependency checking.

, , , and . ICS, page 36:1-36:11. ACM, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ahmad Ahmad

Ahmad Hassan Ahmad

Ahmad Ahmad-Kassem

Ahmad Trad

Significance of the third hypervariable region of the antibody heavy (H) chain for antigen specificity and expression of idiotypes during the thymus dependent immune response. Uni Kiel, (2009)

'Abdelhamid Muhammad Ahmad

 

Other publications of authors with the same name

GPU concurrency choices in graph analytics., and . IISWC, page 178-187. IEEE Computer Society, (2016)Efficient parallelization of path planning workload on single-chip shared-memory multicores., , and . HPEC, page 1-6. IEEE, (2015)Accelerating Synchronization in Graph Analytics Using Moving Compute to Data Model on Tilera TILE-Gx72., , , and . ICCD, page 496-505. IEEE Computer Society, (2018)GraphTuner: An Input Dependence Aware Loop Perforation Scheme for Efficient Execution of Approximated Graph Algorithms., , and . ICCD, page 201-208. IEEE Computer Society, (2017)Efficient Situational Scheduling of Graph Workloads on Single-Chip Multicores and GPUs., , and . IEEE Micro, 37 (1): 30-40 (2017)Exploring the performance implications of memory safety primitives in many-core processors executing multi-threaded workloads., , , , and . HASP@ISCA, page 6:1-6:8. ACM, (2015)Exploring accelerator and parallel graph algorithmic choices for temporal graphs., , and . PMAM@PPoPP, page 7:1-7:10. ACM, (2020)M-MAP: Multi-factor memory authentication for secure embedded processors., , , , , , , and . ICCD, page 471-474. IEEE Computer Society, (2015)Accelerating Graph and Machine Learning Workloads Using a Shared Memory Multicore Architecture with Auxiliary Support for In-hardware Explicit Messaging., , , , , and . IPDPS, page 254-264. IEEE Computer Society, (2017)Power & throughput optimized lifting architecture for Wavelet Packet Transform., , and . ISCAS, page 2205-2208. IEEE, (2014)