( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A 1V 18GHz Clock Generator in a 65nm PD-SOI Technology.

, , , , , , и . ISSCC, стр. 312-313. IEEE, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Nawaf Gebara

Eckart Fadinger

Tolulope Rhoda Fadina

Fadi Gablawi

Fadi Salti

 

Другие публикации лиц с тем же именем

The Design and Characterization of a Half-Volt 32 nm Dual-Read 6T SRAM., , , , , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 58-I (9): 2010-2016 (2011)A 32nm 0.5V-supply dual-read 6T SRAM., , , , , , , , , и 5 other автор(ы). CICC, стр. 1-4. IEEE, (2010)A Top-Down Microsystems Design Methodology and Associated Challenges ., , , , , и . DATE, стр. 20292-20296. IEEE Computer Society, (2003)A 16-bit mixed-signal microsystem with integrated CMOS-MEMS clock reference., , , , , , и . DAC, стр. 520-525. ACM, (2003)Second-Generation Big Data Systems., , и . Computer, 48 (1): 36-41 (2015)Microsystem and SoC Design with UMIPS., , , , и . VLSI-SOC, стр. 324-. Technische Universität Darmstadt, Insitute of Microelectronic Systems, (2003)A low-voltage, chemical sensor interface for systems-on-chip: the fully-differential potentiostat., , , и . ISCAS (4), стр. 892-895. IEEE, (2004)On-chip jitter and oscilloscope circuits using an asynchronous sample clock., , , , , и . ESSCIRC, стр. 126-129. IEEE, (2008)Understanding system design for Big Data workloads., , , , , , , , , и . IBM J. Res. Dev., 57 (3/4): 3 (2013)Circuit Techniques Utilizing Independent Gate Control in Double-Gate Technologies., , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 16 (12): 1657-1665 (2008)