( en | de | ru )

 

Disambiguation of "Devadas, Srinivas"

Author of the publication

copydeleteadd this publication to your clipboard
FPGA-Based True Random Number Generation Using Circuit Metastability with Adaptive Feedback Control.

, , and . CHES, volume 6917 of Lecture Notes in Computer Science, page 17-32. Springer, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Vinay Devadas

Deepika Devadas

Srinivas Jagarlamudi

Srinivas Yarlanki

Girish Srinivas

 

Other publications of authors with the same name

Approaches to Multi-level Sequential Logic Synthesis.. DAC, page 270-276. ACM Press, (1989)A Unified Approach to the Decomposition and Re-Decomposition of Sequential Machines., , and . DAC, page 601-606. IEEE Computer Society Press, (1990)An Incomplete Scan Design Approach to Test Generation for Sequential Machines., , , and . ITC, page 730-734. IEEE Computer Society, (1988)Proxy-based security protocols in networked mobile devices., , , , , and . SAC, page 265-272. ACM, (2002)Analytical cache models with applications to cache partitioning., , and . ICS, page 1-12. ACM, (2001)TARDIS: Timestamp based Coherence Algorithm for Distributed Shared Memory., and . CoRR, (2015)Bandwidth Hard Functions for ASIC Resistance., and . TCC (1), volume 10677 of Lecture Notes in Computer Science, page 466-492. Springer, (2017)Intel SGX Explained, and . Cryptology ePrint Archive: Report 2016/086, (January 2016)On the verification of sequential machines at differing levels of abstraction., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 7 (6): 713-722 (1988)Event-based verification of synchronous, globally controlled, logic designs against signal flow graphs., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 13 (1): 122-134 (1994)