( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
FPRA: A Fine-grained Parallel RRAM Architecture.

, , , , , , , и . ISLPED, стр. 1-6. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Donoghue Sean

Sean Eikenberg

Sean Reed

Sean Wilson

Günter Eilert

 

Другие публикации лиц с тем же именем

FAST: FPGA-based Acceleration of Genomic Sequence Trimming., , , , , , , , и . BioCAS, стр. 510-514. IEEE, (2022)DataCenter 2020: Near-memory acceleration for data-oriented applications., , , , и . VLSIC, стр. 1-4. IEEE, (2014)In-Memory Versioning (IMV)., , , и . IEEE Comput. Archit. Lett., 22 (1): 65-68 (января 2023)To PIM or not for emerging general purpose processing in DDR memory systems., , , , , и . ISCA, стр. 231-244. ACM, (2022)Energy-Efficient Deep In-memory Architecture for NAND Flash Memories., , , , , и . ISCAS, стр. 1-5. IEEE, (2018)Design space for scaling-in general purpose computing within the DDR DRAM hierarchy for map-reduce workloads., , , , , , и . CF, стр. 113-123. ACM, (2021)SALIENT: Ultra-Fast FPGA-based Short Read Alignment., , , , , , , , , и 1 other автор(ы). FPT, стр. 1-10. IEEE, (2022)FPRA: A Fine-grained Parallel RRAM Architecture., , , , , , , и . ISLPED, стр. 1-6. IEEE, (2021)An energy-efficient VLSI architecture for pattern recognition via deep embedding of computation in SRAM., , , , и . ICASSP, стр. 8326-8330. IEEE, (2014)Fulcrum: A Simplified Control and Access Mechanism Toward Flexible and Practical In-Situ Accelerators., , , , , , , , и . HPCA, стр. 556-569. IEEE, (2020)