( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
FPRA: A Fine-grained Parallel RRAM Architecture.

, , , , , , , и . ISLPED, стр. 1-6. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

P Narayanan

Hermine Narayanan

Vidya Narayanan

Narayanan Radhakrishnan

Narayanan Sundaram

 

Другие публикации лиц с тем же именем

Robust Coreset Construction for Distributed Machine Learning., , , , , и . IEEE J. Sel. Areas Commun., 38 (10): 2400-2417 (2020)Leakage Energy Management in Cache Hierarchies., , , , , , и . IEEE PACT, стр. 131-140. IEEE Computer Society, (2002)Fine-to-Coarse Object Classification of Very Large Images., и . ICIP, стр. 3498-3502. IEEE, (2023)Design and analysis of an NoC architecture from performance, reliability and energy perspective., , , , и . ANCS, стр. 173-182. ACM, (2005)A low latency router supporting adaptivity for on-chip interconnects., , , , и . DAC, стр. 559-564. ACM, (2005)Design space exploration of workload-specific last-level caches., , , , и . ISLPED, стр. 243-248. ACM, (2012)Modeling steep slope devices: From circuits to architectures., , , , , , и . DATE, стр. 1-6. European Design and Automation Association, (2014)A Dual-VDD Low Power FPGA Architecture., , , , , и . FPL, том 3203 из Lecture Notes in Computer Science, стр. 145-157. Springer, (2004)AutoFLEX: A Framework for Image Processing Applications on Multiple-FPGA Systems., , , , и . ERSA, стр. 59-66. CSREA Press, (2010)Programmable Non-Volatile Memory Design Featuring Reconfigurable In-Memory Operations., , , , и . ISCAS, стр. 1-5. IEEE, (2019)