( en | de | ru )

 

Disambiguation of "Angizi, Shaahin"

Author of the publication

copydeleteadd this publication to your clipboard
CMP-PIM: an energy-efficient comparator-based processing-in-memory neural network accelerator.

, , , and . DAC, page 105:1-105:6. ACM, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Angizi, Shaahin
add a person with the name Angizi, Shaahin
 

Other publications of authors with the same name

DIAC: Design Exploration of Intermittent-Aware Computing Realizing Batteryless Systems., , and . CoRR, (2023)Design and Verification of New n-Bit Quantum-Dot Synchronous Counters Using Majority Function-Based JK Flip-Flops., , , , and . J. Circuits Syst. Comput., 24 (10): 1550153:1-1550153:17 (2015)Current Induced Dynamics of Multiple Skyrmions with Domain Wall Pair and Skyrmion-based Majority Gate Design., , and . CoRR, (2017)Composite spintronic accuracy-configurable adder for low power Digital Signal Processing., , , and . ISQED, page 391-396. IEEE, (2017)ParaPIM: a parallel processing-in-memory accelerator for binary-weight deep neural networks., , and . ASP-DAC, page 127-132. ACM, (2019)Deep Mapper: A Multi-Channel Single-Cycle Near-Sensor DNN Accelerator., , , , , , and . ICRC, page 1-5. IEEE, (2023)PIM-Quantifier: A Processing-in-Memory Platform for mRNA Quantification., , , , and . DAC, page 43-48. IEEE, (2021)Low power in-memory computing based on dual-mode SOT-MRAM., , , and . ISLPED, page 1-6. IEEE, (2017)High performance and energy-efficient in-memory computing architecture based on SOT-MRAM., , , and . NANOARCH, page 97-102. IEEE, (2017)Efficient Targeted Bit-Flip Attack Against the Local Binary Pattern Network., and . HOST, page 89-92. IEEE, (2022)