Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

An overview of spin-based integrated circuits.

W. Kang, W. Zhao, Z. Wang, J. Klein, Y. Zhang, D. Chabi, Y. Zhang, D. Ravelosona, and C. Chappert. ASP-DAC, page 676-683. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Ravelosona, Dafine

add a person with the name Ravelosona, Dafine

Other publications of authors with the same name

High Performance SoC Design Using Magnetic Logic and Memory.W. Zhao, L. Torres, L. Cargnini, R. Brum, Y. Zhang, Y. Guillemenet, G. Sassatelli, Y. Lakys, J. Klein, D. Etiemble and 2 other author(s). VLSI-SoC (Selected Papers), volume 379 of IFIP Advances in Information and Communication Technology, page 10-33. Springer, (2011)Design and analysis of Racetrack memory based on magnetic domain wall motion in nanowires.N. Romdhane, W. Zhao, Y. Zhang, J. Klein, Z. Wang, and D. Ravelosona. NANOARCH, page 71-76. IEEE Computer Society/ACM, (2014)Spintronics: Emerging Ultra-Low-Power Circuits and Systems beyond MOS Technology.W. Kang, Y. Zhang, Z. Wang, J. Klein, C. Chappert, D. Ravelosona, G. Wang, Y. Zhang, and W. Zhao. ACM J. Emerg. Technol. Comput. Syst., 12 (2): 16:1-16:42 (2015)An overview of spin-based integrated circuits.W. Kang, W. Zhao, Z. Wang, J. Klein, Y. Zhang, D. Chabi, Y. Zhang, D. Ravelosona, and C. Chappert. ASP-DAC, page 676-683. IEEE, (2014)One-step majority-logic-decodable codes enable STT-MRAM for high speed working memories.W. Kang, W. Zhao, L. Yang, J. Klein, Y. Zhang, and D. Ravelosona. NVMSA, page 1-6. IEEE, (2014)Spin-electronics based logic fabrics.W. Zhao, J. Klein, Z. Wang, Y. Zhang, N. Romdhane, D. Querlioz, D. Ravelosona, and C. Chappert. VLSI-SoC, page 174-179. IEEE, (2013)Perspectives of racetrack memory based on current-induced domain wall motion: From device to system.Y. Zhang, C. Zhang, J. Klein, D. Ravelosona, G. Sun, and W. Zhao. ISCAS, page 381-384. IEEE, (2015)Synchronous full-adder based on complementary resistive switching memory cells.Y. Zhang, E. Deng, J. Klein, D. Querlioz, D. Ravelosona, C. Chappert, W. Zhao, M. Moreau, J. Portal, M. Bocquet and 3 other author(s). NEWCAS, page 1-4. IEEE, (2013)Ultra-Dense Ring-Shaped Racetrack Memory Cache Design.G. Wang, Y. Zhang, B. Zhang, B. Wu, J. Nan, X. Zhang, Z. Zhang, J. Klein, D. Ravelosona, Z. Wang and 2 other author(s). IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (1): 215-225 (2019)From device to system: cross-layer design exploration of racetrack memory.G. Sun, C. Zhang, H. Li, Y. Zhang, W. Zhang, Y. Gu, Y. Sun, J. Klein, D. Ravelosona, Y. Liu and 2 other author(s). DATE, page 1018-1023. ACM, (2015)

BibSonomy

Disambiguation of "Ravelosona, Dafine"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

An overview of spin-based integrated circuits.

Please choose a person to relate this publication to

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Ravelosona, Dafine"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML An overview of spin-based integrated circuits.

Please choose a person to relate this publication to

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

An overview of spin-based integrated circuits.