( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Camouflage: Utility-Aware Obfuscation for Accurate Simulation of Sensitive Program Traces.

, , , и . ACM Trans. Archit. Code Optim., 21 (2): 36 (июня 2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Hugo González San Miguel

San San Lin

San San Hmwe

Alexander Pesch y García-San Miguel

Theodor Pesch y García-San Miguel

 

Другие публикации лиц с тем же именем

UNO: Virtualizing and Unifying Nonlinear Operations for Emerging Neural Networks., , , , и . ISLPED, стр. 1-6. IEEE, (2021)Streaming Accuracy: Characterizing Early Termination in Stochastic Computing., , и . ASP-DAC, стр. 320-325. IEEE, (2022)uBrain: a unary brain computer interface., , , , и . ISCA, стр. 468-481. ACM, (2022)NvMR: non-volatile memory renaming for intermittent computing., , и . ISCA, стр. 1-13. ACM, (2022)Doppelganger: A Cache for Approximate Computing, , , и . In Proceedings of the International Symposium on Microarchitecture, (2015)SECO: A Scalable Accuracy Approximate Exponential Function Via Cross-Layer Optimization., , , , , , и . ISLPED, стр. 1-6. IEEE, (2019)The Anytime Automaton., и . ISCA, стр. 545-557. IEEE Computer Society, (2016)TaroRTL: Accelerating RTL Simulation Using Coroutine-Based Heterogeneous Task Graph Scheduling., , , и . Euro-Par (3), том 14803 из Lecture Notes in Computer Science, стр. 151-166. Springer, (2024)uSystolic: Byte-Crawling Unary Systolic Array., и . HPCA, стр. 12-24. IEEE, (2022)CRANIA: Unlocking Data and Value Reuse in Iterative Neural Network Architectures., , , и . ASP-DAC, стр. 295-300. IEEE, (2020)