( en | de | ru )

 

Disambiguation of "Sapatnekar, Sachin S."

Author of the publication

copydeleteadd this publication to your clipboard
Analog/Mixed-Signal Layout Optimization using Optimal Well Taps.

, , , , , , , and . ISPD, page 159-166. ACM, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sachin Arora

Sachin Deshmukh

Sachin Kinge

Sachin Kumar

Sachin Chhatwani

 

Other publications of authors with the same name

NeuPart: Using Analytical Models to Drive Energy-Efficient Partitioning of CNN Computations on Cloud-Connected Mobile Clients., , and . IEEE Trans. Very Large Scale Integr. Syst., 28 (8): 1844-1857 (2020)Thermal and IR Drop Analysis Using Convolutional Encoder-Decoder Networks., , , , , and . CoRR, (2020)A timing model incorporating the effect of crosstalk on delay andits application to optimal channel routing.. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 19 (5): 550-559 (2000)Optimal design of macrocells for low power and high speed., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 15 (9): 1160-1166 (1996)A timing-constrained simultaneous global routing algorithm., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 21 (9): 1025-1036 (2002)A Progressive-ILP-Based Routing Algorithm for the Synthesis of Cross-Referencing Biochips., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 28 (9): 1295-1306 (2009)Timing-driven partitioning and timing optimization of mixedstatic-domino implementations., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 19 (11): 1322-1336 (2000)A new class of convex functions for delay modeling and itsapplication to the transistor sizing problem CMOS gates., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 19 (7): 779-788 (2000)Congestion-aware topology optimization of structured power/ground networks., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 24 (5): 683-695 (2005)Utilizing the retiming-skew equivalence in a practical algorithm for retiming large circuits., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 15 (10): 1237-1248 (1996)