Author of the publication

Corner block list representation and its application to floorplan optimization.

, , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 51-II (5): 228-233 (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Two-Step Heuristic Algorithm for Minimum-Crosstalk Routing Resource Assignment., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 53-II (10): 1007-1011 (2006)Corner block list representation and its application to floorplan optimization., , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 51-II (5): 228-233 (2004)Reliable buffered clock tree routing algorithm with process variation tolerance., , , and . Sci. China Ser. F Inf. Sci., 48 (5): 670-680 (2005)Efficient range pattern matching algorithm for process-hotspot detection., , , , , and . IET Circuits Devices Syst., 2 (1): 2-15 (2008)Partitioning-based decoupling capacitor budgeting via sequence of linear programming., , , and . Integr., 40 (4): 516-524 (2007)Floorplanning with abutment constraints based on corner block list., , , , , and . Integr., 31 (1): 65-77 (2001)PS-FPG: pattern selection based co-design of floorplan and power/ground network with wiring resource optimization., , , , and . ASP-DAC, page 769-774. IEEE, (2010)FaSa: A Fast and Stable Quadratic Placement Algorithm., , , and . J. Comput. Sci. Technol., 18 (3): 318-324 (2003)An Efficient Timing-Driven Global Routing Algorithm., , , and . DAC, page 596-600. ACM Press, (1993)Performance and RLC crosstalk driven global routing., , , , , and . ISCAS (5), page 65-68. IEEE, (2004)