( en | de | ru )

 

Disambiguation of "Vishvakarma, Santosh Kumar"

Author of the publication

copydeleteadd this publication to your clipboard
Ultra-Low Power Sub-threshold SRAM Cell Design to Improve Read Static Noise Margin.

, and . VDAT, volume 7373 of Lecture Notes in Computer Science, page 139-146. Springer, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Santosh Kumar Bhattacharya

Santosh Kumar Ghosh

Santosh Kumar Mishra

Santosh Kumar Adla

Santosh Panjikar

 

Other publications of authors with the same name

An ultra-low power, reconfigurable, aging resilient RO PUF for IoT applications., , , , , and . Microelectron. J., (2019)An Approach Towards Analog In-Memory Computing for Energy-Efficient Adder in SRAM Array., , and . VDAT, volume 1687 of Communications in Computer and Information Science, page 262-274. Springer, (2022)A Robust Low-Power Write-Assist Data-Dependent-Power-Supplied 12T SRAM Cell., , , , and . VDAT, volume 1066 of Communications in Computer and Information Science, page 630-642. Springer, (2019)Dataline Isolated Differential Current Feed/Mode Sense Amplifier for Small Icell SRAM Using FinFET., , , , and . ACM Great Lakes Symposium on VLSI, page 95-98. ACM, (2015)In-Memory Computing with 6T SRAM for Multi-operator Logic Design., , , , and . Circuits Syst. Signal Process., 43 (1): 646-660 (January 2024)LISOCHIN: An NBTI Degradation Monitoring Sensor for Reliable CMOS Circuits., , and . VDAT, volume 711 of Communications in Computer and Information Science, page 441-451. Springer, (2017)Ultra-Low Power Sub-threshold SRAM Cell Design to Improve Read Static Noise Margin., and . VDAT, volume 7373 of Lecture Notes in Computer Science, page 139-146. Springer, (2012)Correction to "RECON: Resource-Efficient CORDIC-Based Neuron Architecture"., , , and . IEEE Open J. Circuits Syst., (2021)A 20 nm robust single-ended boost-less 7T FinFET sub-threshold SRAM cell under process-voltage-temperature variations., , and . Microelectron. J., (2016)Process Aware Ultra-High-Speed Hybrid Sensing Technique for Low Power Near-Threshold SRAM., and . VDAT, volume 382 of Communications in Computer and Information Science, page 1-9. Springer, (2013)