( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
FeFET based Logic-in-Memory: an overview.

, , , , , и . DTIS, стр. 1-6. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Cédric Bodet

Cédric Müller

Cédric Allène

Cédric Joffroy

Cédric Penet

 

Другие публикации лиц с тем же именем

Conflict Resolution by Matrix Reordering for DVB-T2 LDPC Decoders., , , и . GLOBECOM, стр. 1-6. IEEE, (2009)Conflict resolution for pipelined layered LDPC decoders., , , и . SiPS, стр. 220-225. IEEE, (2009)FeFET based Logic-in-Memory design methodologies, tools and open challenges., , , , , и . VLSI-SoC, стр. 1-6. IEEE, (2023)Prospects for energy-efficient edge computing with integrated HfO2-based ferroelectric devices., , , , , , , , , и 2 other автор(ы). VLSI-SoC, стр. 180-183. IEEE, (2018)NB-LDPC check node with pre-sorted input., и . ISTC, стр. 196-200. IEEE, (2016)Design and Characterization of the TERO-PUF on SRAM FPGAs., , и . ISVLSI, стр. 134-139. IEEE Computer Society, (2016)Hardware Discrete Channel Emulator., , , и . HPCS, стр. 452-458. IEEE, (2010)Non Volatile Operators Emulation Platform., , и . NANOARCH, стр. 15:1-15:6. ACM, (2023)IP watermark verification based on power consumption analysis., , и . SoCC, стр. 330-335. IEEE, (2014)Low-level implementation and side-channel detection of stealthy hardware trojans on field programmable gate arrays., и . IET Comput. Digit. Tech., 8 (6): 246-255 (2014)