Author of the publication

CMOS implementation of a multiple-valued logic signed-digit full adder based on negative-differentiaI-resistance devices.

, , , and . IEEE J. Solid State Circuits, 36 (6): 924-932 (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

CMOS implementation of a multiple-valued logic signed-digit full adder based on negative-differentiaI-resistance devices., , , and . IEEE J. Solid State Circuits, 36 (6): 924-932 (2001)A Physical Design Tool for Built-in Self-Repairable Static RAMs., , , , and . DATE, page 714-. IEEE Computer Society / ACM, (1999)Digital circuit applications of resonant tunneling devices., , , , and . Proc. IEEE, 86 (4): 664-686 (1998)A physical design tool for built-in self-repairable RAMs., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 9 (2): 352-364 (2001)A high-speed 32-bit parallel correlator for spread spectrum communication., , and . VLSI Design, page 313-315. IEEE Computer Society, (1996)Standard CMOS Implementation of a Multiple-Valued Logic Signed-Digit Adder Based on Negative Differential-Resistance Devices., , , and . ISMVL, page 323-330. IEEE Computer Society, (2000)A 250-MHz, 32-bit quantum MOS correlator prototype., , , and . ICECS, page 1501-1504. IEEE, (2001)Circuit Design using Resonant Tunneling Diodes., , , and . VLSI Design, page 501-506. IEEE Computer Society, (1998)A prototyping technique for large-scale RTD-CMOS circuits., , , and . ISCAS, page 635-638. IEEE, (2000)