Author of the publication

T1A: Opportunities and challenges for secure hardware and verifying trust in integrated circuits.

, and . SoCC, page xxxiii-xxxiv. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Trustworthy Hardware: Identifying and Classifying Hardware Trojans., , , and . Computer, 43 (10): 39-46 (2010)Case Study: Efficient SDD test generation for very large integrated circuits., , , , and . VTS, page 78-83. IEEE Computer Society, (2011)TSUNAMI: a light-weight on-chip structure for measuring timing uncertainty induced by noise during functional and test operations., and . ACM Great Lakes Symposium on VLSI, page 183-188. ACM, (2012)A new hybrid FPGA with nanoscale clusters and CMOS routing., and . DAC, page 727-730. ACM, (2006)Layout-Aware, IR-Drop Tolerant Transition Fault Pattern Generation., , , and . DATE, page 1172-1177. ACM, (2008)Analysis of power consumption and transition fault coverage for LOS and LOC testing schemes., , , , , , , , , and . DDECS, page 376-381. IEEE Computer Society, (2010)Critical Paths Selection and Test Cost Reduction Considering Process Variations., and . Asian Test Symposium, page 259-264. IEEE Computer Society, (2013)Case study: Detecting hardware Trojans in third-party digital IP cores., and . HOST, page 67-70. IEEE Computer Society, (2011)Secure Split-Test for preventing IC piracy by untrusted foundry and assembly., , and . DFTS, page 196-203. IEEE Computer Society, (2013)Defect Tolerance for Molecular Electronics-Based NanoFabrics Using Built-In Self-Test Procedure.. DFT, page 305-313. IEEE Computer Society, (2005)