Author of the publication

A 65-nm ReRAM-Enabled Nonvolatile Processor With Time-Space Domain Adaption and Self-Write-Termination Achieving > 4× Faster Clock Frequency and > 6× Higher Restore Speed.

, , , , , , , , , , , , , , , , and . IEEE J. Solid State Circuits, 52 (10): 2769-2785 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

The Spread of Multiple Droughts in Different Seasons and Its Dynamic Changes., , , , and . Remote. Sens., 15 (15): 3848 (August 2023)Individual rationality and overall fairness in fixed cost allocation: An approach under DEA cross-efficiency evaluation mechanism., , , и . J. Oper. Res. Soc., 74 (3): 992-1007 (March 2023)PACA: A Pattern Pruning Algorithm and Channel-Fused High PE Utilization Accelerator for CNNs., , , , , , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (11): 5043-5056 (2022)Index-free triangle-based graph local clustering., , , и . Frontiers Comput. Sci., 18 (3): 183404 (June 2024)A 2.75-to-75.9TOPS/W Computing-in-Memory NN Processor Supporting Set-Associate Block-Wise Zero Skipping and Ping-Pong CIM with Simultaneous Computation and Weight Updating., , , , , , , , , и 7 other автор(ы). ISSCC, стр. 238-240. IEEE, (2021)Multi-channel precision-sparsity-adapted inter-frame differential data codec for video neural network processor., , , , , , и . ISLPED, стр. 103-108. ACM, (2020)CORAL: Coarse-grained reconfigurable architecture for Convolutional Neural Networks., , , , и . ISLPED, стр. 1-6. IEEE, (2017)RL Based Network Accelerator Compiler for Joint Compression Hyper-Parameter Search., , , , и . ISCAS, стр. 1-5. IEEE, (2020)A Learning-Based Framework for Low Bit-Rate Image and Video Coding., , и . PCM, том 5879 из Lecture Notes in Computer Science, стр. 232-244. Springer, (2009)Sticker: A 0.41-62.1 TOPS/W 8Bit Neural Network Processor with Multi-Sparsity Compatible Convolution Arrays and Online Tuning Acceleration for Fully Connected Layers., , , , , , , , , и 1 other автор(ы). VLSI Circuits, стр. 33-34. IEEE, (2018)