Author of the publication

Half-Select Disturb-Free 10T Tunnel FET SRAM Cell With Improved Noise Margin and Low Power Consumption.

, , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 68 (7): 2628-2632 (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Fully Digital SRAM-Based Four-Layer In-Memory Computing Unit Achieving Multiplication Operations and Results Store., , , , , , , , , and 5 other author(s). IEEE Trans. Very Large Scale Integr. Syst., 31 (6): 776-788 (June 2023)Threshold Switching Memristor-Based Voltage Regulative Circuit., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 70 (3): 1034-1038 (March 2023)Physical mechanism study of N-well doping effects on the single-event transient characteristic of PMOS., , , and . IEICE Electron. Express, 16 (17): 20190407 (2019)MS3DAAM: Multi-scale 3-D Analytic Attention Module for Convolutional Neural Networks., , and . ICONIP (1), volume 14447 of Lecture Notes in Computer Science, page 104-117. Springer, (2023)Configurable in-memory computing architecture based on dual-port SRAM., , , , , , , , , and 2 other author(s). Microelectron. J., (2024)Human dynamics in mobile social networks: A study of inter-node relationships., , , and . FSKD, page 806-810. IEEE, (2015)Half-Select Disturb-Free 10T Tunnel FET SRAM Cell With Improved Noise Margin and Low Power Consumption., , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 68 (7): 2628-2632 (2021)Configurable Memory With a Multilevel Shared Structure Enabling In-Memory Computing., , , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 30 (5): 566-578 (2022)Challenges and Solutions of the TFET Circuit Design., , , , , , , , , and . IEEE Trans. Circuits Syst., 67-I (12): 4918-4931 (2020)Two-Direction In-Memory Computing Based on 10T SRAM With Horizontal and Vertical Decoupled Read Ports., , , , , , , and . IEEE J. Solid State Circuits, 56 (9): 2832-2844 (2021)