Author of the publication

A 4-Mbps 41-pJ/bit On-off Keying Transceiver for Body-channel Communication with Enhanced Auto Loss Compensation Technique.

, , , , , , and . A-SSCC, page 173-176. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Large scale recurrent neural network on GPU., , , , , , , and . IJCNN, page 4062-4069. IEEE, (2014)Efficient region-aware P/G TSV planning for 3D ICs., , , , , and . ISQED, page 171-178. IEEE, (2014)Register allocation for hybrid register architecture in nonvolatile processors., , , , , and . ISCAS, page 1050-1053. IEEE, (2014)Fine-grain Sleep Transistor Placement Considering Leakage Feedback Gate., , and . APCCAS, page 964-967. IEEE, (2006)An 8b 0.8kS/s configurable VCO-based ADC using oxide TFTs with Inkjet printing interconnection., , , , , , , and . ISCAS, page 1-4. IEEE, (2017)Design of multi-stage latency adders using detection and sequence-dependence between successive calculations., , , , and . ISCAS, page 998-1001. IEEE, (2014)Design Methodology for Thin-Film Transistor Based Pseudo-CMOS Logic Array with Multi-Layer Interconnect Architecture., , , , , , and . DAC, page 80:1-80:6. ACM, (2017)Energy-efficient SQL query exploiting RRAM-based process-in-memory structure., , and . NVMSA, page 1-6. IEEE, (2017)Hardware acceleration with pipelined adder for Support Vector Machine classifier., , , and . DICTAP, page 13-16. IEEE, (2014)An adaptive LU factorization algorithm for parallel circuit simulation., , and . ASP-DAC, page 359-364. IEEE, (2012)