Author of the publication

A new orthogonal online digital calibration for time-interleaved analog-to-digital converters.

, , , , and . ISCAS, page 576-579. IEEE, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Secure extensions of FPGA soft core processors for symmetric key cryptography., , , and . ReCoSoC, page 1-8. IEEE, (2011)A survey of AIS-20/31 compliant TRNG cores suitable for FPGA devices., , , , and . FPL, page 1-10. IEEE, (2016)Backtracking Search for Optimal Parameters of a PLL-based True Random Number Generator., , , and . DATE, page 1-6. IEEE, (2020)Experimental Study of Locking Phenomena on Oscillating Rings Implemented in Logic Devices., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (7): 2560-2571 (2019)Hardware security: From concept to application., , , and . EWME, page 1-6. IEEE, (2016)Restoration protocol: Lightweight and secur devices authentication based on PUF., and . VLSI-SoC, page 1-6. IEEE, (2017)Design and Implementation of a Multi-Core Crypto-Processor for Software Defined Radios., , , , and . ARC, volume 6578 of Lecture Notes in Computer Science, page 29-40. Springer, (2011)JTAG Combined Attack - Another Approach for Fault Injection., , and . NTMS, page 1-5. IEEE, (2016)Low-Latency Masking with Arbitrary Protection Order Based on Click Elements., , , , , and . HOST, page 36-47. IEEE, (2023)Design and Characterization of the TERO-PUF on SRAM FPGAs., , and . ISVLSI, page 134-139. IEEE Computer Society, (2016)