( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A Low-Complexity Algorithm and Its Low-Power and High-Throughput Architecture for 3D-HEVC DMM-1 Encoding Tool.

, , , , и . LASCAS, стр. 1-4. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Giovanni Schiavon

Dario Schiavon

Alfred Portoff

Luciana Porto

Stefano Porto

 

Другие публикации лиц с тем же именем

Low-power and high-throughput hardware design for the 3D-HEVC depth intra skip., , , , , , , и . ISCAS, стр. 1-4. IEEE, (2017)A Memory Energy Consumption Analysis of Motion Estimation Algorithms using Data Reuse in Video Coding Systems., , , , , и . SBCCI, стр. 31:1-31:6. ACM, (2014)4K UHD@60fps Design For The VVC Affine Motion Estimation Reconstructor., , , , , и . SBCCI, стр. 1-6. IEEE, (2023)An UHD 4K@120fps Hardware for the VVC Prediction Refinement with Optical Flow., , , , , и . SBCCI, стр. 1-6. IEEE, (2023)Transistor Reordering for Electrical Improvement in CMOS Complex Gates., , , и . SBCCI, стр. 1-6. IEEE, (2022)Low-Frequency Non-Separable Transform Hardware System Design for the VVC Encoder., , , и . SBCCI, стр. 1-6. IEEE, (2022)Hardware Design for the Separable Symmetric Normalized Wiener Filter of the AV1 Decoder., , , , , , и . SBCCI, стр. 1-6. IEEE, (2022)H.264-to-AV1 Video Transcoding Acceleration Based on Lightweight Machine Learning., , , и . ISCAS, стр. 1-5. IEEE, (2023)Efficient Hardware Design for the VVC Affine Motion Compensation Exploiting Multiple Constant Multiplication., , , , и . ISVLSI, стр. 1-6. IEEE, (2023)4D-DCT Hardware Architecture for JPEG Pleno Light Field Coding., , , , , , и . VCIP, стр. 132-135. IEEE, (2020)