( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
OE+IOE: a novel turn model based fault tolerant routing scheme for networks-on-chip.

, , , и . CODES+ISSS, стр. 85-94. ACM, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Sudeep Kamath

Sudeep Sahadevan

Sudeep Pillai

 

Другие публикации лиц с тем же именем

Memory-aware circuit overlay NoCs for latency optimized GPGPU architectures., и . ISQED, стр. 63-68. IEEE, (2016)SLAM: High Performance and Energy Efficient Hybrid Last Level Cache Architecture for Multicore Embedded Systems., и . ICESS, стр. 1-7. IEEE, (2019)Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers., , и . NOCS, стр. 1-4. IEEE, (2016)POSEIDON: A framework for application-specific Network-on-Chip synthesis for heterogeneous chip multiprocessors., , и . ISQED, стр. 182-188. IEEE, (2011)Message from the HCW General Chair.. IPDPS Workshops, стр. 3. IEEE, (2019)A Runtime Framework for Robust Application Scheduling With Adaptive Parallelism in the Dark-Silicon Era., и . IEEE Trans. Very Large Scale Integr. Syst., 25 (2): 534-546 (2017)Energy-Efficient Machine Learning Acceleration: From Technologies to Circuits and Systems., , , , , и . ISLPED, стр. 1-8. IEEE, (2023)CHAMP: Coherent Hardware-Aware Magnitude Pruning of Integrated Photonic Neural Networks., , , и . OFC, стр. 1-3. IEEE, (2022)The Future of NoCs: New Technologies and Architectures., , и . VLSID, стр. 53-55. IEEE Computer Society, (2016)DyPhase: A Dynamic Phase Change Memory Architecture with Symmetric Write Latency., и . VLSID, стр. 41-46. IEEE Computer Society, (2017)