Author of the publication

Design methodology of a 0.7 V, 64.5 pW @ 36°C, 1830μm2 Subthreshold Voltage Reference for Implantable Devices.

, , , , and . ICECS, page 386-389. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Maximum Output Power Point Tracking for Low Power Photovoltaic Energy Harvesting Systems., , and . SMACD, page 1-4. IEEE, (2023)Design of a 5-bit Signed SRAM-based In-Memory Computing Cell for Deep Learning Models., , , , and . ISCAS, page 702-706. IEEE, (2022)Compact CMOS Class-AB Output Stage With Robust Behavior Against PVT Variations., , , , and . ICECS, page 1-4. IEEE, (2020)An 11 mA Capacitor-Less LDO With 3.08 nA Quiescent Current and SSF-Based Adaptive Biasing., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (3): 844-848 (2022)A General-Purpose CMOS Vision Sensor with In-Pixel 5-bit Convolutional Layer Computation., , , , and . ICECS 2022, page 1-4. IEEE, (2022)Design methodology of a 0.7 V, 64.5 pW @ 36°C, 1830μm2 Subthreshold Voltage Reference for Implantable Devices., , , , and . ICECS, page 386-389. IEEE, (2019)1.88 nA Quiescent Current Capacitor-Less LDO with Adaptive Biasing Based on a SSF Absolute Voltage Difference Meter., , , , and . ISCAS, page 1-5. IEEE, (2020)HDC8192: A General Purpose Mixed-Signal CMOS Architecture for Massively Parallel Hyperdimensional Computing., , , , and . ISCAS, page 496-500. IEEE, (2022)0.6-V-VIN 7.0-nA-IQ 0.75-mA-IL CMOS Capacitor-Less LDO for Low-Voltage Micro-Energy-Harvested Supplies., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 69 (2): 599-608 (2022)