( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Design for Eliminating Operation Specific Power Signatures from Digital Logic.

, , , , и . ACM Great Lakes Symposium on VLSI, стр. 111-116. ACM, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Garrett Greenan

Garrett Warnell

Garrett Galvin

Nicholas Garrett

Ruth Garrett

 

Другие публикации лиц с тем же именем

An Application Development Platform for neuromorphic computing., , , , , , , , и . IJCNN, стр. 1347-1354. IEEE, (2016)Circuit Techniques for Online Learning of Memristive Synapses in CMOS-Memristor Neuromorphic Systems., , , и . ACM Great Lakes Symposium on VLSI, стр. 479-482. ACM, (2017)Design of Neuromorphic Architectures with Memristors., , , , и . Network Science and Cybersecurity, том 55 из Advances in Information Security, Springer, (2014)Design Considerations for Multilevel CMOS/Nano Memristive Memory., , и . JETC, 8 (1): 6:1-6:22 (2012)Techniques for Improved Reliability in Memristive Crossbar PUF Circuits., , , , , , и . ISVLSI, стр. 212-217. IEEE Computer Society, (2016)Nano-PPUF: A Memristor-Based Security Primitive., , , и . ISVLSI, стр. 84-87. IEEE Computer Society, (2012)Sneak path enabled authentication for memristive crossbar memories., , , и . AsianHOST, стр. 1-6. IEEE Computer Society, (2016)Fabrication and Performance of Hybrid ReRAM-CMOS Circuit Elements for Dynamic Neural Networks., , , , , , , , и . ICONS, стр. 6:1-6:4. ACM, (2019)Hardware security strategies exploiting nanoelectronic circuits., , , , , и . ASP-DAC, стр. 368-372. IEEE, (2013)A Secure Integrity Checking System for Nanoelectronic Resistive RAM., , , и . IEEE Trans. Very Large Scale Integr. Syst., 27 (2): 416-429 (2019)