Author of the publication

Enabling quality-of-service in nanophotonic network-on-chip.

, and . ASP-DAC, page 351-356. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

RADAR: a 3D-reRAM based DNA alignment accelerator architecture., , , and . DAC, page 59:1-59:6. ACM, (2018)Taming Unstructured Sparsity on GPUs via Latency-Aware Optimization., and . DAC, page 1-6. IEEE, (2020)3D-SWIFT: a high-performance 3D-stacked wide IO DRAM., , , , and . ACM Great Lakes Symposium on VLSI, page 51-56. ACM, (2014)Π-RT: A Runtime Framework to Enable Energy-Efficient Real-Time Robotic Vision Applications on Heterogeneous Architectures., , , , , and . Computer, 54 (4): 14-25 (2021)DLUX: A LUT-Based Near-Bank Accelerator for Data Center Deep Learning Training Workloads., , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 40 (8): 1586-1599 (2021)Design space exploration for 3D architectures., , , and . JETC, 2 (2): 65-103 (2006)Nonfullerene Polymer Solar Cells Based on a Main-Chain Twisted Low-Bandgap Acceptor with Power Conversion Efficiency of 13.2\%, , , , , , , , , and 1 other author(s). ACS Energy Letters, 3 (7): 1499--1507 (May 2018)Effective Image Retrieval via Multilinear Multi-index Fusion., , , and . CoRR, (2017)Effect of Power Optimizations on Soft Error Rate., , , , and . VLSI-SoC (Selected Papers), volume 200 of IFIP, page 1-20. Springer, (2003)Understanding the trade-offs in multi-level cell ReRAM memory design., , , , and . DAC, page 108:1-108:6. ACM, (2013)