Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A 91.0-dB SFDR Single-Coarse Dual-Fine Pipelined-SAR ADC With Split-Based Background Calibration in 28-nm CMOS.

Y. Cao, S. Zhang, T. Zhang, Y. Chen, Y. Zhao, C. Chen, F. Ye, and J. Ren. IEEE Trans. Circuits Syst. I Regul. Pap., 68 (2): 641-654 (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Chen Chen

Shih Chen Chen

Yi-Chen Chen

Chen-Loung Chen

Other publications of authors with the same name

An Operational Amplifier Assisted Input Buffer and An Improved Bootstrapped Switch for High-Speed and High-Resolution ADCs.Y. Cao, T. Zhang, Y. Chen, F. Ye, and J. Ren. ISCAS, page 1-5. IEEE, (2018)A 12-Bit ENOB 8MHz BW Noise-Shaping SAR ADC Using High-Speed Switches.Z. Dai, H. Hu, Y. Chen, F. Ye, and J. Ren. MWSCAS, page 392-395. IEEE, (2018)A 625MS/s, 12-Bit, SAR Assisted Pipeline ADC with Effective Gain Analysis for Inter-stage Ringamps.Y. Chen, X. Shen, Z. Ni, J. Lan, C. Chen, F. Ye, and J. Ren. ESSCIRC, page 197-200. IEEE, (2019)A 4.75-64 Gb/s PAM-4 Wireline Transmitter with 3-tap FFE in 28-nm CMOS.J. Chen, Y. Gu, M. Xu, Y. Chen, C. Wang, and J. Wu. ISCAS, page 1-5. IEEE, (2023)An Input Buffer for 4 GS/s 14-b Time-Interleaved ADC.L. Zhang, Y. Wang, F. Mei, Y. Chen, and J. Wu. ASICON, page 1-4. IEEE, (2021)Complexity-Reduced Joint Calibration for Nonlinearity and I/Q Imbalance in Direct-Conversion Transmitters.W. Li, M. Jiang, Y. Chen, and J. Wu. ASICON, page 1-4. IEEE, (2023)Digital Calibration of Capacitor Mismatch and Gain Error in Pipelined SAR ADCs.Y. Wang, L. Zhang, F. Mei, Y. Chen, and J. Wu. ASICON, page 1-4. IEEE, (2021)A 7.8 fJ/conversion-step 9-bit 400-MS/s single-channel SAR ADC with fast control logic.Z. Ni, Y. Chen, F. Ye, and J. Ren. APCCAS, page 42-45. IEEE, (2018)A 200MS/s, 11 bit SAR-assisted pipeline ADC with bias-enhanced ring amplifier.Y. Chen, J. Wang, H. Hu, F. Ye, and J. Ren. ISCAS, page 1-4. IEEE, (2017)An 11b 80MS/s SAR ADC With Speed-Enhanced SAR Logic and High-Linearity CDAC.Y. Cao, Y. Chen, Z. Ni, F. Ye, and J. Ren. APCCAS, page 18-21. IEEE, (2018)

BibSonomy

Disambiguation of "Chen, Yongzhen"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A 91.0-dB SFDR Single-Coarse Dual-Fine Pipelined-SAR ADC With Split-Based Background Calibration in 28-nm CMOS.

Please choose a person to relate this publication to

Chen Chen

Chen Chen

Shih Chen Chen

Yi-Chen Chen

Chen-Loung Chen

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Chen, Yongzhen"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML A 91.0-dB SFDR Single-Coarse Dual-Fine Pipelined-SAR ADC With Split-Based Background Calibration in 28-nm CMOS.

Please choose a person to relate this publication to

Chen Chen

Chen Chen

Shih Chen Chen

Yi-Chen Chen

Chen-Loung Chen

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A 91.0-dB SFDR Single-Coarse Dual-Fine Pipelined-SAR ADC With Split-Based Background Calibration in 28-nm CMOS.