( en | de | ru )

 

Disambiguation of "Conte, Thomas M."

Author of the publication

copydeleteadd this publication to your clipboard
Parallel Pattern Detection for Architectural Improvements.

, , and . HotPar, USENIX Association, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ralf Conte

Tobias Daniel Conte

Carla Conte

Dumitru Contescu

Claude Conter

 

Other publications of authors with the same name

Using branch handling hardware to support profile-driven optimization., , and . MICRO, page 12-21. ACM / IEEE Computer Society, (1994)Compiler-Driven Cached Code Compression Schemes for Embedded ILP Processors., and . MICRO, page 82-92. ACM/IEEE Computer Society, (1999)Modeling Value Speculation: An Optimal Edge Selection Problem., , and . IEEE Trans. Computers, 52 (3): 277-292 (2003)A Power Model for Register-Sharing Structures., and . DIPES, volume 271 of IFIP, page 131-142. Springer, (2008)Parallel Pattern Detection for Architectural Improvements., , and . HotPar, USENIX Association, (2011)Path Prediction for High Issue-Rate Processors., , and . IEEE PACT, page 178-188. IEEE Computer Society, (1997)Weld: A Multithreading Technique Towards Latency-Tolerant VLIW Processors., , and . HiPC, volume 2228 of Lecture Notes in Computer Science, page 192-203. Springer, (2001)High-speed formal verification of heterogeneous coherence hierarchies., , , and . HPCA, page 566-577. IEEE Computer Society, (2013)Experimental Insights from the Rogues Gallery., , , , , and . ICRC, page 80-87. IEEE, (2019)System-level power consumption modeling and tradeoff analysis techniques for superscalar processor design., , , and . IEEE Trans. Very Large Scale Integr. Syst., 8 (2): 129-137 (2000)