Author of the publication

Using branch handling hardware to support profile-driven optimization.

, , and . MICRO, page 12-21. ACM / IEEE Computer Society, (1994)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Compilers for Instruction-Level Parallelism., , , , , and . Computer, 30 (12): 63-69 (1997)Rebooting Computers to Avoid Meltdown and Spectre., , , and . Computer, 51 (4): 74-77 (2018)Parallel Pattern Detection for Architectural Improvements., , and . HotPar, USENIX Association, (2011)Systematic Computer Architecture Prototyping. University of Illinois Urbana-Champaign, USA, (1992)Path Prediction for High Issue-Rate Processors., , and . IEEE PACT, page 178-188. IEEE Computer Society, (1997)Weld: A Multithreading Technique Towards Latency-Tolerant VLIW Processors., , and . HiPC, volume 2228 of Lecture Notes in Computer Science, page 192-203. Springer, (2001)High-speed formal verification of heterogeneous coherence hierarchies., , , and . HPCA, page 566-577. IEEE Computer Society, (2013)Dynamically Programmable Cache Evaluation and Virtualization., , , , , and . FPGA, page 246. ACM, (1999)Computationally-redundant energy-efficient processing for y'all (CREEPY)., , , , , , and . ICRC, page 1-8. IEEE Computer Society, (2016)Energy efficiency limits of logic and memory., , , , , , , , , and . ICRC, page 1-8. IEEE Computer Society, (2016)