( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Efficient data transfer scheme using word-pair-encoding-based compression for large-scale text-data processing.

, , , и . APCCAS, стр. 639-642. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Karunasiri Muthumala

 

Другие публикации лиц с тем же именем

Benchmarks for FPGA-Targeted High-Level-Synthesis., , и . CANDAR, стр. 232-238. IEEE, (2019)Implementation of an FPGA-Oriented Complex Number Computation Library Using Intel OneAPI DPC++., , и . MWSCAS, стр. 1-4. IEEE, (2022)Hardware-oriented succinct-data-structure based on block-size-constrained compression., , и . SoCPaR, стр. 136-140. IEEE, (2015)A Memory-Bandwidth-Efficient Word2vec Accelerator Using OpenCL for FPGA., , , , , , и . CANDAR Workshops, стр. 103-108. IEEE, (2019)OpenCL-Based FPGA Accelerator for 3D FDTD with Periodic and Absorbing Boundary Conditions., , , и . Int. J. Reconfigurable Comput., (2017)Data-Transfer-Aware Design of an FPGA-Based Heterogeneous Multicore Platform with Custom Accelerators., , , и . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 98-A (12): 2658-2669 (2015)Architecture of an FPGA-Based Heterogeneous System for Code-Search Problems., , , и . SCFA, том 10776 из Lecture Notes in Computer Science, стр. 146-155. Springer, (2018)Data-Transfer-Bottleneck-Less Architecture for FPGA-Based Quantum Annealing Simulation., , и . CANDAR, стр. 164-170. IEEE, (2019)FPGA-Based Acceleration of Word2vec using OpenCL., , , , , , и . ISCAS, стр. 1-5. IEEE, (2019)Memory Allocation Exploiting Temporal Locality for Reducing Data-Transfer Bottlenecks in Heterogeneous Multicore Processors., , , и . IEEE Trans. Circuits Syst. Video Techn., 21 (10): 1453-1466 (2011)