( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A comprehensive high-level synthesis system for control-flow intensive behaviors.

, , , , , , , , и . ACM Great Lakes Symposium on VLSI, стр. 11-14. ACM, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Davinder Kumar Anand

Raghunathan Ramakrishnan

Devanathan Raghunathan

Amar Frank Anand

Madhankumar Anandhakrishnan

 

Другие публикации лиц с тем же именем

Pack and Detect: Fast Object Detection in Videos Using Region-of-Interest Packing., , и . COMAD/CODS, стр. 150-156. ACM, (2019)High-level macro-modeling and estimation techniques for switching activity and power consumption., , и . IEEE Trans. Very Large Scale Integr. Syst., 11 (4): 538-557 (2003)Emulation-Based Analysis of System-on-Chip Performance Under Variations., , , и . IEEE Trans. Very Large Scale Integr. Syst., 24 (12): 3401-3414 (2016)Hybrid Architectures for Efficient and Secure Face Authentication in Embedded Systems., , , и . IEEE Trans. Very Large Scale Integr. Syst., 15 (3): 296-308 (2007)Variation-Aware System-Level Power Analysis., , , и . IEEE Trans. Very Large Scale Integr. Syst., 18 (8): 1173-1184 (2010)Yield, Area, and Energy Optimization in STT-MRAMs Using Failure-Aware ECC., , , и . ACM J. Emerg. Technol. Comput. Syst., 13 (2): 20:1-20:20 (2016)Energy-Efficient All-Spin Cache Hierarchy Using Shift-Based Writes and Multilevel Storage., , , и . ACM J. Emerg. Technol. Comput. Syst., 12 (1): 4:1-4:27 (2015)Ax-BxP: Approximate Blocked Computation for Precision-reconfigurable Deep Neural Network Acceleration., , и . ACM Trans. Design Autom. Electr. Syst., 27 (3): 28:1-28:20 (2022)Test-Volume Reduction in Systems-on-a-Chip Using Heterogeneous and Multilevel Compression Techniques., , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (10): 2193-2206 (2006)Design space exploration for optimizing on-chip communication architectures., , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 23 (6): 952-961 (2004)