( en | de | ru )

 

Disambiguation of "Yakovlev, Alex"

Author of the publication

copydeleteadd this publication to your clipboard
Language and hardware acceleration backend for graph processing.

, , , , , , , , and . FDL, page 1-7. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sergey Yakovlev

Maria Alexopoulou

Ethnic Foreign Policy und Identitätsbildung: die Griechisch-Amerikaner (1964 - 1978). FU Berlin, (2007)

Alex Dwenger

Alex Schmitz

Rolf Alex

 

Other publications of authors with the same name

Advances in asynchronous logic: from principles to GALS & NoC, recent industry applications, and commercial CAD tools., , and . DATE, page 1715-1724. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Modelling Reversion Loss and Shoot-through Current in Switched-Capacitor DC-DC Converters with Petri Nets., , , and . PATMOS, page 69-74. IEEE, (2019)Design of a DCO based on worst-case delay of a self-timed counter and a digitally controllable delay path., , , and . NEWCAS, page 1-4. IEEE, (2016)Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip., , , , , and . DATE, page 1-4. European Design and Automation Association, (2014)Memory efficient on-line streaming for multichannel spike train analysis., , , , , and . EMBC, page 2315-2318. IEEE, (2011)Explainability and Dependability Analysis of Learning Automata based AI Hardware., , and . IOLTS, page 1-4. IEEE, (2020)Overview study of on-chip interconnect modelling approaches and its trend., , and . MOCAST, page 1-5. IEEE, (2018)Asynchronous design, Quo Vadis?. DDECS, page 3. IEEE Computer Society, (2010)Simulation Testing of a Real-Time Heuristic Scheduler with Automotive Benchmarks., , and . UKSim, page 424-429. IEEE, (2013)REDRESS: Generating Compressed Models for Edge Inference Using Tsetlin Machines., , , , , , and . IEEE Trans. Pattern Anal. Mach. Intell., 45 (9): 11152-11168 (September 2023)