( en | de | ru )

 

Disambiguation of "Luo, Guojie"

Author of the publication

copydeleteadd this publication to your clipboard
Parallel Stateful Logic in RRAM: Theoretical Analysis and Arithmetic Design.

, , , , , and . ASAP, page 157-164. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Xiaoguang Luo

Jia Luo

Yongxiang Luo

Junfeng Luo

Liangping Luo

 

Other publications of authors with the same name

Floorplanning challenges in early chip planning., , , , , , and . SoCC, page 388-393. IEEE, (2011)Physical hierarchy exploration of 3D processors.. ISOCC, page 139-141. IEEE, (2011)An Analytical Placement Framework for 3-D ICs and Its Extension on Thermal Awareness., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 32 (4): 510-523 (2013)Area Efficient Pattern Representation of Binary Neural Networks on RRAM., , , , , and . J. Comput. Sci. Technol., 36 (5): 1155-1166 (2021)SSR: A Skeleton-based Synthesis Flow for Hybrid Processing-in-RRAM Modes., , and . ICCAD, page 1-9. IEEE, (2021)OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit., , , , , and . ASICON, page 1-4. IEEE, (2023)FPGA-Based Real-Time Super-Resolution System for Ultra High Definition Videos., , , , and . FCCM, page 181-188. IEEE Computer Society, (2018)Parallel Stateful Logic in RRAM: Theoretical Analysis and Arithmetic Design., , , , , and . ASAP, page 157-164. IEEE, (2019)Scaling Up Physical Design: Challenges and Opportunities., , , and . ISPD, page 131-137. ACM, (2016)FPGA-accelerated Iterative Reconstruction for Transmission Electron Tomography., , , and . FCCM, page 152-156. IEEE, (2021)