( en | de | ru )

 

Disambiguation of "Bian, Jinian"

Author of the publication

copydeleteadd this publication to your clipboard
CA-Ex: A Tuning-Incremental Methodology for Communication Architectures in Embedded Systems.

, , , , and . ICESS, volume 3605 of Lecture Notes in Computer Science, page 74-80. Springer, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jian Bian

Shan Bian

Xin Bian

Shun Bian

Ning Bian

 

Other publications of authors with the same name

Cooperation of SMV and Jeda for the property checking of mixed control and data intensive designs., , and . CSCWD (2), page 1024-1028. IEEE Computer Society, (2005)1-84600-002-5.A Heterogeneous Dependency Graph as Intermediate Representation for Instruction Set Customization., , and . JCIS, Atlantis Press, (2006)Global density smoothing technique for analytical placement algorithm., , , and . CAD/Graphics, page 389-393. IEEE, (2009)An architecture-aware routing optimization via satisfiabilty for hierarchical FPGA., , , and . CSCWD, page 701-706. IEEE, (2010)A fast recursive detailed routing algorithm for hierarchical FPGAs., , , and . CSCWD, page 91-96. IEEE, (2011)Instruction-level hardware/software partition through DFG exploration., and . CSCWD, page 55-60. IEEE, (2011)System-level architectural exploration using allocation-on-demand technique., , and . ASP-DAC, page 1296-1298. ACM Press, (2005)MacroMap: A technology mapping algorithm for heterogeneous FPGAs with effective area estimation., , , , , and . FPL, page 559-562. IEEE, (2008)A Clustering ILP Model for Fast Instruction Selection in Embedded Applicated Specific Processor Design., and . APCCAS, page 1160-1163. IEEE, (2006)Bus via reduction based on floorplan revising., , , , and . ACM Great Lakes Symposium on VLSI, page 9-14. ACM, (2010)