( en | de | ru )

 

Disambiguation of "Jha, Niraj K."

Author of the publication

copydeleteadd this publication to your clipboard
Static and Dynamic Variable Voltage Scheduling Algorithms for Real-Time Heterogeneous Distributed Embedded Systems.

, and . ASP-DAC/VLSI Design, page 719-. IEEE Computer Society, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Deepti Jha

Development of a new cell penetrating peptide: design, synthesis and applications = Entwicklung eines neuen zell-penetrierenden Peptids. Uni Tübingen, (2009)

Niraj Upadhayaya

Vandana Jha

Abhinand Jha

Susmit Jha

 

Other publications of authors with the same name

Static and Dynamic Variable Voltage Scheduling Algorithms for Real-Time Heterogeneous Distributed Embedded Systems., and . ASP-DAC/VLSI Design, page 719-. IEEE Computer Society, (2002)Functional Partitioning for Low Power Distributed Systems of Systems-on-a-Chip., and . ASP-DAC/VLSI Design, page 274-281. IEEE Computer Society, (2002)Smart Healthcare.. ACM Great Lakes Symposium on VLSI, page 1. ACM, (2023)Express virtual channels: towards the ideal interconnection fabric., , , and . ISCA, page 150-161. ACM, (2007)Synthesis of asynchronous circuits for stuck-at and robust path delay fault testability., , and . VLSI Design, page 171-176. IEEE Computer Society, (1995)CMOS logic design with independent-gate FinFETs., , and . ICCD, page 560-567. IEEE, (2007): Reducing test application time in high-level test generation., , and . ITC, page 829-838. IEEE Computer Society, (2000)Thermal characterization of BIST, scan design and sequential test methodologies., and . ITC, page 1-9. IEEE Computer Society, (2009)Heterogeneous and Multi-Level Compression Techniques for Test Volume Reduction in Systems-on-Chip., , , , and . VLSI Design, page 65-70. IEEE Computer Society, (2005)Task Graph Extraction for Embedded System Synthesis., and . VLSI Design, page 480-. IEEE Computer Society, (2003)