Author of the publication

TaiJiNet: Towards Partial Binarized Convolutional Neural Network for Embedded Systems.

, , , , , , , , and . ISVLSI, page 136-141. IEEE Computer Society, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Accelerating Gustavson-based SpMM on Embedded FPGAs with Element-wise Parallelism and Access Pattern-aware Caches., and . DATE, page 1-6. IEEE, (2023)HSCoNAS: Hardware-Software Co-Design of Efficient DNNs via Neural Architecture Search., , , and . DATE, page 418-421. IEEE, (2021)Work-in-Progress: What to Expect of Early Training Statistics? An Investigation on Hardware-Aware Neural Architecture Search., , , , , and . CODES+ISSS, page 1-2. IEEE, (2022)An Efficient Sparse LSTM Accelerator on Embedded FPGAs with Bandwidth-Oriented Pruning., , , , and . FPL, page 42-48. IEEE, (2023)Formal Worst-Case Analysis of Crosstalk Noise in Mesh-Based Optical Networks-on-Chip., , , , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 21 (10): 1823-1836 (2013)NV-eCryptfs: Accelerating Enterprise-Level Cryptographic File System with Non-Volatile Memory., , , , , , and . IEEE Trans. Computers, 68 (9): 1338-1352 (2019)Realistic Task Parallelization of the H.264 Decoding Algorithm for Multiprocessors., , , , , , , , , and . HPCC/CSS/ICESS, page 871-874. IEEE, (2015)An Efficient Technique for Chip Temperature Optimization of Multiprocessor Systems in the Dark Silicon Era., , , , , and . HPCC/CSS/ICESS, page 688-693. IEEE, (2015)User Experience Enhanced Task Scheduling and Processor Frequency Scaling for Energy-Sensitive Mobile Devices., , , , , , , and . HPCC/CSS/ICESS, page 941-944. IEEE, (2015)Dynamic No-Fly Zone for Drones., , and . SmartWorld/SCALCOM/UIC/ATC/CBDCom/IOP/SCI, page 761-766. IEEE, (2019)