( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Test cost reduction for logic circuits: Reduction of test data volume and test application time.

, , , и . Syst. Comput. Jpn., 36 (6): 69-83 (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Yuzo Sugimoto

 

Другие публикации лиц с тем же именем

Addressing Defect Coverage through Generating Test Vectors for Transistor Defects., , , , и . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 92-A (12): 3128-3135 (2009)Multiple Fault Diagnosis by Sensitizing Input Pairs., , и . IEEE Des. Test Comput., 12 (3): 44-52 (1995)Test generation for scan design circuits with tri-state modules and bidirectional terminals., , , , и . DAC, стр. 71-78. ACM/IEEE, (1983)Static test compaction for IDDQ testing of bridging faults in sequential circuits., , , и . Syst. Comput. Jpn., 31 (11): 41-50 (2000)Reduction of Target Fault List for Crosstalk-Induced Delay Faults by using Layout Constraints., , , , и . Asian Test Symposium, стр. 242-247. IEEE Computer Society, (2002)A New Method for Diagnosing Multiple Stuck-at Faults using Multiple and Single Fault Simulations., , и . VTS, стр. 64-69. IEEE Computer Society, (1999)An Alternative Method of Generating Tests for Path Delay Faults Using N -Detection Test Sets., , и . PRDC, стр. 275-282. IEEE Computer Society, (2002)Modifying Test Vectors for Reducing Power Dissipation in CMOS Circuits., , и . DELTA, стр. 431-433. IEEE Computer Society, (2002)On the fault diagnosis in the presence of unknown fault models using pass/fail information., , , , и . ISCAS (3), стр. 2987-2990. IEEE, (2005)Compaction of pass/fail-based diagnostic test vectors for combinational and sequential circuits., , , , и . ASP-DAC, стр. 659-664. IEEE, (2006)