( en | de | ru )

 

Disambiguation of "Chatterjee, Abhijit"

Author of the publication

copydeleteadd this publication to your clipboard
Switching activity generation with automated BIST synthesis forperformance testing of interconnects.

, , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 20 (9): 1143-1158 (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Abhijit Basu

Abhijit Majumdar

Abhijit Basu

Abhijit Bose

Abhijit Ghose

 

Other publications of authors with the same name

Containing the Nanometer "Pandora-Box": Cross-Layer Design Techniques for Variation Aware Low Power Systems., , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 1 (1): 19-29 (2011)Timing Noise Characterization of High-Speed Digital Bit Sequences Using Incoherent Subsampling and Algorithmic Clock Recovery., , and . IEEE Trans. Instrumentation and Measurement, 63 (12): 2733-2749 (2014)Concurrent Error Detection in Nonlinear Digital Circuits Using Time-Freeze Linearization., and . IEEE Trans. Computers, 46 (11): 1208-1218 (1997)A New Simultaneous Circuit Partitioning and Chip Placement Approach Based on Simulated Annealing., and . DAC, page 36-39. IEEE Computer Society Press, (1990)Application of the Reactivity Index to Propose Intra and Intermolecular Reactivity in Catalytic Materials.. International Conference on Computational Science (3), volume 3993 of Lecture Notes in Computer Science, page 77-81. Springer, (2006)Real-time use-aware adaptive MIMO RF receiver systems for energy efficiency under BER constraints., , , and . DAC, page 56:1-56:7. ACM, (2013)Loopback DFT for Low-Cost Test of Single-VCO-Based Wireless Transceivers., , and . IEEE Des. Test Comput., 25 (2): 150-159 (2008)Partial Reset Methodology and Experiments for Improving Random-Pattern Testability and BIST of Sequential Circuits., , and . J. Electron. Test., 14 (3): 259-272 (1999)Performance-Optimized Design for Parametric Reliability., , , , and . J. Electron. Test., 24 (1-3): 129-141 (2008)On the C-Testability of Generalized Counters., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 6 (5): 713-726 (1987)