Author of the publication

Concurrent Error Detection in Nonlinear Digital Circuits Using Time-Freeze Linearization.

, and . IEEE Trans. Computers, 46 (11): 1208-1218 (1997)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Application of the Reactivity Index to Propose Intra and Intermolecular Reactivity in Catalytic Materials.. International Conference on Computational Science (3), volume 3993 of Lecture Notes in Computer Science, page 77-81. Springer, (2006)Invited talk: Self-aware wireless communication and signal processing systems: Real-time adaptation for error resilience, low power and performance.. European Test Symposium, page 10. IEEE Computer Society, (2010)Periodic jitter and bounded uncorrelated jitter decomposition using incoherent undersampling., , , and . DATE, page 1667-1672. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Feedback Driven Adaptive Power Management for Minimum Power Operation of Wireless Receivers., , and . ICECS, page 1019-1022. IEEE, (2007)Design of efficient error resilience in signal processing and control systems: From algorithms to circuits., , and . IOLTS, page 192-195. IEEE, (2017)Concurrent error detection in nonlinear digital filters using checksum linearization and residue prediction., , and . IOLTS, page 53-58. IEEE, (2015)Partial Reset Methodology and Experiments for Improving Random-Pattern Testability and BIST of Sequential Circuits., , and . J. Electron. Test., 14 (3): 259-272 (1999)Performance-Optimized Design for Parametric Reliability., , , , and . J. Electron. Test., 24 (1-3): 129-141 (2008)Dynamic Test Stimulus Adaptation for Analog/RF Circuits Using Booleanized Models Extracted From Hardware., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (10): 2006-2019 (2020)On the C-Testability of Generalized Counters., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 6 (5): 713-726 (1987)