( en | de | ru )

 

Disambiguation of "Villarrubia, Paul G."

Author of the publication

copydeleteadd this publication to your clipboard
Hippocrates: First-Do-No-Harm Detailed Placement.

, , , , and . ASP-DAC, page 141-146. IEEE Computer Society, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Victoria Villarrubia

Paul-G Behler

Paul G Lankisch

Paul G Lankisch

Giuseppe G G Manzardo

 

Other publications of authors with the same name

Placement., and . Handbook of Algorithms for Physical Design Automation, Auerbach Publications, (2008)Effective free space management for cut-based placement via analytical constraint generation., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 22 (10): 1343-1353 (2003)On whitespace and stability in physical synthesis., , and . Integr., 39 (4): 340-362 (2006)The coming of age of physical synthesis., , and . ICCAD, page 246-249. IEEE Computer Society, (2007)Techniques for Fast Physical Synthesis., , , , , , , , and . Proc. IEEE, 95 (3): 573-599 (2007)Hippocrates: First-Do-No-Harm Detailed Placement., , , , and . ASP-DAC, page 141-146. IEEE Computer Society, (2007)The nuts and bolts of physical synthesis., , , , , , , , and . SLIP, page 89-94. ACM, (2007)Robust partitioning for hardware-accelerated functional verification., , and . DAC, page 854-859. ACM, (2011)ISPD 2005/2006 Placement Benchmarks., , and . Modern Circuit Placement, Springer, (2007)Diffusion-Based Placement Migration With Application on Legalization., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 26 (12): 2158-2172 (2007)