Author of the publication

A Calibratable Detector for Invasive Attacks.

, , , , and . IEEE Trans. Very Large Scale Integr. Syst., 27 (5): 1067-1079 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Enhanced DC-Link Capacitor Voltage Balancing Control of DC-AC Multilevel Multileg Converters., , , , , and . IEEE Trans. Ind. Electron., 62 (5): 2663-2672 (2015)Digital, Memory and Mixed-Signal Test Engineering Education: Five Centres of Competence in Europ., , , , , , , , , and . DELTA, page 135-139. IEEE Computer Society, (2004)BIST Technique by Equally Spaced Test Vector Sequences., , , , , , and . VTS, page 206-216. IEEE Computer Society, (2004)On the selection of efficient arithmetic additive test pattern generators logic test., , , , , , and . ETW, page 9-14. IEEE Computer Society, (2003)Lissajous Based Mixed-Signal Testing for N-Observable Signals., , , , and . DDECS, page 125-130. IEEE Computer Society, (2006)A Calibratable Detector for Invasive Attacks., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 27 (5): 1067-1079 (2019)FPGA Implementation of a PWM for a Three-Phase DC-AC Multilevel Active-Clamped Converter., , and . IEEE Trans. Ind. Informatics, 10 (2): 1296-1306 (2014)Indirect and adaptive test of analogue circuits based on preselected steady-state response measures., , , and . IET Circuits Devices Syst., 14 (5): 611-618 (2020)Verifying Functional Specifications by Regression Techniques on Lissajous Test Signatures., , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 56-I (4): 754-762 (2009)