Author of the publication

A Calibratable Detector for Invasive Attacks.

, , , , and . IEEE Trans. Very Large Scale Integr. Syst., 27 (5): 1067-1079 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Improving security in cache memory by power efficient scrambling technique., , and . IET Comput. Digit. Tech., 9 (6): 283-292 (2015)On High-Quality, Low Energy BIST Preparation at RT-Level., , , , , and . LATW, page 52-57. IEEE, (2002)On the Fitting and Improvement of RRAM Stanford-Based Model Parameters Using TiN/Ti/HfO2/W Experimental Data., , , , and . DCIS, page 1-6. IEEE, (2022)Power and Energy Consumption of CMOS Circuits: Measurement Methods and Experimental Results., , , and . PATMOS, volume 2799 of Lecture Notes in Computer Science, page 80-89. Springer, (2003)Design and implementation of Automatic Test Equipment IP module., , , and . European Test Symposium, page 244. IEEE Computer Society, (2010)True Random Number Generator Based on the Variability of the High Resistance State of RRAMs., , , , , , , and . IEEE Access, (2023)Interleaved scrambling technique: A novel low-power security layer for cache memories., , and . ETS, page 1-2. IEEE, (2014)RTL Level Preparation of High-Quality/Low-Energy/Low-Power BIST., , , , , and . ITC, page 814-823. IEEE Computer Society, (2002)Low-energy BIST design: impact of the LFSR TPG parameters on the weighted switching activity., , , , , , , and . ISCAS (1), page 110-113. IEEE, (1999)Fault-Secure Parity Prediction Arithmetic Operators., , , and . IEEE Des. Test Comput., 14 (2): 60-71 (1997)